PriorArtDatabase

Securing innovation

September 17, 2006

USPTO

Search

Displaying records #1 through 3 out of 3

Full Text

Concept

Document ID

English (United States)

Disclosed is a method for a software mechanism for the dynamic prediction of nonsequential memory

accesses. Benefits include improved performance.

Method for the dynamic prediction of nonsequential memory accesses

Relevance: 00000

Result # 1

IPCOM000009888D

25-Sep-2002

Recent Disclosures

Other

Prior Art Home

Logout

Support

Relevance: 🔾 Result # 2 Multiple Channel Data Descriptor Prefetch Mechanism IPCOM000112360D

English (United States)

arbitration cycles for a PCI Streamer family adapter when fetching transmit and receive descriptors. Disclosed is a method for limiting the number of Peripheral Component Interconnect (PCI) bus 1994-05-01

Streamer family adapters rely on data descriptors in host storage, built by ...

Relevance: 🔾 Result # 3 Prefetching for a Chain of Control Blocks

IPCOM000104183D 1993-03-01

English (United States)

nformation can be extended to include the instruction image, that caused the miss, and thereby ... nformation derived from the processor at the time of the L1-D-CACHE miss. The amount of Prefetching for L1-CACHES that are preformed by an L2 cache using a mechanism based on

<< FIRST | < BACK | NEXT > | LAST >> ` Displaying page 1 of 1

Search query: prefetch w/10 pointer

New search | Modify this search | Search within current results

Copyright © 2006 IP.com, Inc. All rights reserved. | Privacy Statement

PriorArtDatabase

Securing innovation

September 17, 2006

USPTO

Search

Displaying records #1 through 10 out of 19

Full Text

Relevance: 00000 Result # 1

Concept

Decode Compound Checker

Document ID

1993-08-01

Recent Disclosures

IPCOM000105647D

English (United States)

Other

In a typical SCISM processor, instructions are examined for parallel execution prior to instruction decode, for example during cache-miss processing. Instructions identified for parallel execution are called a compound instruction. This information is stored with the ...

Prior Art Home

Support Logout

Relevance: 0000 Result # 2

Cache Miss Director - A Means of Prefetching Cache Missed Lines

IPCOM0000050035D

1982-08-01

English (United States)

In a computing system with a cache, when the CPU encounters a storage reference that cannot be satisfied by the cache (a demand miss), processing usually must be delayed for an access to main storage. Because of the increasing disparity between CPU and main storage speeds, ...

Relevance: 000 Result # 3 Method for a consecutive events predictor for future low-power techniques in

very high performance microprocessors

IPCOM000007094D 25-Feb-2002

English (United States)

Disclosed is a method for a consecutive event period predictor for low-power techniques in very high performance microprocessors. Benefits include improved system performance and improved power

utilization.

Relevance: Result # 4 **Biasing Cache Threshold Pointers Toward Less Pre-Staging**

English (United States) IPCOM000034301D 1989-01-01

A technique is described whereby computer cache storage performance is improved by biasing cache threshold pointers toward less pre-saging. The concept adjusts the threshold pointers so that when the hit ratio varies little, or not at all, over the entire range of threshold ...

Relevance: 🛇 Result # 5 Improving File Retrieval Performance in Content Manager

IPCOM000031108D

2004-09-10

English (United States)

IBM DB2 Content Manager(CM) provides a common interface for managing content. À typical CM configuration includes a library and one or more resource managers. System Administrator can assign a user's default Resource Manager(RM) as a LAN cache server. A LAN cache server ...

Relevance: 🔾 Result # 6

Method for stride-profile guided prefetching for irregular code

IPCOM000029128D 16-Jun-2004 Disclosed is a method for stride-profile guided prefetching for irregular code. Benefits include

English (United States)

improved functionality and improved performance.

Relevance: 👀 Result # 7

Method for Aggressive Function Cloning and Embedding with Global Code

Reordering

IPCOM000033308D 2004-12-06

English (United States)

gathered with some representative workload, the proposed method produces optimized code with Given a program code along with profiling information about the frequency of its instructions, improved performance.

Relevance: Result # 8

Staging Length Table - A Means of Minimizing Cache Memory Misses Using

Variable Length Cache Lines

IPCOM000050034D 1982-08-01

English (United States)

In a computing system with a cache, when the CPU encounters a storage reference that cannot be satisfied by the cache (a demand miss), processing usually must be delayed for an access to main storage. Because of the increasing disparity between CPU and main storage speeds, ...

Relevance: 🔾 Result # 9

A Unified and Flexible Priority Scheme for Controlling a Write Buffer

English (United States) IPCOM000005969D 2001-11-20

Next generation portable devices are placing stringent requirements on overall system power and performance. Voice recognition, streaming video and high speed wireless internet access are just some of the features being incorporated in these handheld electronic gadgets. ...

Relevance: 🔾 Result # 10

Demand Driven Instruction Fetching Inhibit Mechanism

English (United States) IPCOM000055476D 1980-07-01

(cache) during line transfer operations. This is accomplished by means of a hardware mechanism which dynamically determines when to inhibit a hardware conditional ... Disclosed is a technique that minimizes damaging contention for access to a high speed storage

Displaying page 1 of 2 << FIRST | < BACK | NEXT > | LAST >>

Search query: cache miss AND threshold

New search | Modify this search | Search within current results

Copyright © 2006 IP.com, Inc. All rights reserved. | Privacy Statement